

High-Performance and Power Comparisons in Domino Logic Design Circuits

Ch. Vinod Kumar¹ U. Pradeep Kumar²

 ¹ PG Scholar, Department of ECE, Pydah College of Engineering and Technology, Gambheeram, Visakhapatnam.
 ² Assistant Professor of ECE Department, Pydah College of Engineering and Technology, Gambheeram, Visakhapatnam.

Abstract: Recently power saving is one of the main thing. Domino reasoning routine is power efficient circuits it is commonly used in variety of programs in digital design. But it has a restriction of low disturbance resistance and more leaks present. This problem can be fixed by using owner transistor to make up leak present of take down system. The traditional owner domino routine decreases the efficiency and more power intake due to the argument between owner transistor and take down network. Domino reasoning tour are used which reduce sub-threshold leak current in stand by method and improve disturbance resistance for wide OR gateways. In this paper we evaluate and evaluate different domino reasoning design topologies for decreasing the sub-threshold leak present in stand by method, improving the speed and improving the disturbance resistance. We evaluate power of different topologies. The simulator outcomes exposed that High Rate Time Delay Domino (HSCD) routine gives the better outcomes in terms of decrease in wait and power intake as evaluate to other tour. Our simulation results will be attached using Micro Wind Technology with comparison of power in various domino logic circuits.

Index Terms: Wide domino routine, sub-threshold leak current, delay, Fan-In

1. INTRODUCTION

DYNAMIC reasoning such as domino reasoning is commonly used in many programs to accomplish top rated, which cannot be obtained with fixed reasoning styles. However, the main disadvantage of dynamic reasoning family members is that they are more delicate to disturbance than fixed reasoning family members. On the other hand, as the technological innovation machines down, the supply volts is reduced for low power, and the limit volts (Vth) is also scaly down to accomplish top rated. Since decreasing the limit volts significantly improves the subthreshold leak present, decrease of leak present and enhancing disturbance resistance are of major issue in effective and high-performance styles in recent technological innovation years, especially for extensive fan-in dynamic gateways, which are typically employed in the read direction of sign-up information, L1 caches, coordinate lines of ternary content addressable remembrances.



Figure 1. Standard Footer less Domino Logic Circuit

In comparison to fixed CMOS tour, powerful CMOS tour have a huge variety of advantages such as lower variety of transistors, low-power, higher rate, short-circuit power 100 % free and glitch-free function. Because of these qualities, top rated systems are noticed using dynamic CMOS tour. The main restrictions of powerful reasoning are flowing and cost discussing. To get over these issue domino tour are use. In addition to powerful reasoning an inverter and a poor pMOS pull-Up owner transistor (with a little (W/L) ratio) is included to the powerful CMOS outcome stage in domino reasoning. Inverter is use to prevent flowing issue and to avoid cost discussing issue poor owner is used, which basically causes great outcome level unless there is a strong pull-down direction between the outcome and the ground.

Wide fan-in domino tour are used to style top rated sign-up data files, ALU front ends, and concern encoders in content addressable remembrances. Extensive domino reasoning represents domino reasoning gateways with N similar take down divisions when N is greater then 4; that are used to style tour in micro-processor critical direction. By climbing down the technology the level of sensitivity of the powerful node to the disturbance sources has appeared as a serious style task. For enhancing disturbance resistance and reducing leak the owner transistor is included. However, power dissipation enhances and efficiency degrades by adding this pMOS owner transistor. Upsizing the owner transistor enhances sturdiness at a cost of greater power dissipation and wait. The intensity enhances many flip in wide Domino tour because of higher number of similar pull-down divisions. Therefore little size owner is preferred for high-speed programs while to improve the sturdiness, larger owner is required. Thus, business off exist between wait and power to improve disturbance and leak resistance. Such trade-off is not appropriate because it may improve the wait or make the routine too power starving. In this document, a new current-comparison-based domino (CCD) routine for extensive fanin programs in ultra-deep sub-micrometer technologies is suggested. The unique of the proposed routine is that our perform at the same time increases performance and reduces leak power consumption

The rest of the document is organized as follows. Area II, studies five types of tour that have been suggested in related literatures, conventional footless domino reasoning, conventional footie domino reasoning, depending owner domino reasoning, high-speed domino reasoning, divided domino reasoning and high-speed time wait domino reasoning. Simulator results of different methods and evaluate in section II. Summary in section III.

2. BACKGROUND APPROACH

As shown in the above figure 1 we present SFLD as follows: In this style, a pMOS owner transistor is applied to avoid any undesired discharging at the powerful node due to the leak currents and cost discussing of the pull-down system (PDN) during the evaluation stage, hence helping the sturdiness. The keeper ratio K is defined as

$$k = \frac{\mu p(\frac{w}{l}) Keeper - Transistor}{\mu n(\frac{w}{l}) evaluation - network}$$

where W and L signify the transistor dimension, and μ n and μ p are the electron and gap mobilities, respectively. However, the traditional owner strategy is less efficient in new generations of CMOS technological innovation. Although owner upsizing improves noise resistance, it enhances present argument between the keeper transistor and the assessment system. Thus, it enhances energy intake and assessment delay of conventional domino tour. These issues are more crucial in extensive fan-in powerful gateways due to the huge amount of leaky

nMOS transistors linked with the powerful node. Hence, there is a bargain between sturdiness and efficiency, and the number of pull-down feet is restricted. The present techniques try to bargain one function to obtain at the cost of the other.



Figure 2. Concept of traditionally proposed technique

Since in extensive fan-in gateways, the capacitance of the powerful node is huge, speed is decreased considerably. In addition, disturbance resistance of the checkpoint is decreased due to many similar leaking routes in extensive gateways.



Figure 3. Implementation of wide OR gate using CCD

Although upsizing the owner transistor can enhance disturbance sturdiness, power intake and wait are improved due to huge argument. These problems would be fixed if the PDN uses sensible operate, is separated from the owner transistor by using a evaluation level in which the present of the pull-up system (PUN) is in contrast to the most severe leak present. This idea is conceptually shown in figure 2, which uses the PUN instead of the PDN. In fact, there is a competition between the PUN and the referrals present. Transistor MK is included in sequence with the referrals present to decrease power intake when the volts of the outcome node has dropped to floor volts. An important issue in the creation of the referrals volts, which is the correct difference of the referrals present according to the process modifications to sustain the sturdiness of the conventional suggested routine.

3. PROPOSED APPROACH

In situation of wide fan in gateways, capacitance of the powerful node is huge then rate decreases seriously. Due to the huge similar leaking routes, power consumption improves and disturbance resistance decreases.



Figure 4. Proposed circuit for power consumption using AND-OR gate

Pre Charge Phase: When CLOCK is at low level i.e, CLK="0" and all feedback alerts are at advanced level . in this level, volts of the powerful node have dropped to low level by the transistor Mdis and brought up to advanced level by the transistor Mpre. Therefore, the transistors Mpre, Mdis, Mk1,Mk2 are on and other transistors are off. Then the outcome volts brought up to advanced level.

Evaluation phase: When CLOCK is at advanced level CLK="1" and the transistors may be changes on or off depend in on the feedback currents. here two states may possible, first all the information are great, a bit of volts is identified across the transistor M1 due to leak present. Even though the leak present is replicated by transistor M2, the owner transistor of the second level Mk1 and Mk2 send this reflection leak present.

4. PERFORMANCE EVALUATION

For computation of UNG, a beat noise is used to all information with plenitude which is a option of provide volts and a beat size similar to 30% of responsibility pattern. Then, the plenitude of the feedback noise beat is improved until the plenitude of the causing outcome noise volts is similar to that of the feedback noise indication.

Transient Analysis: Temporary research reveals a chart between information, results with regard to time axis.

Domino Logic Circuits	Power Consumption
SFLD	0.45mw
CKD	1.146mw
HSD	0.389mw
LCR Keeper	0.355mw
DFD	0.408mw
CCD	31.735µw
Proposed	27.201µw

Table 1. Result for power comparisons of domino logic circuits

The waveform of information, results, clock and powerful node volts of 8 information OR checkpoint depending on suggested routine and depending on DCLCR reasoning design respectively. The results for our proposed work progression with respect to the operations of the low intensity with high power

Ch. Vinod Kumar & U. Pradeep Kumar

increasing results. The suggested routine simulated using coach design in the Micro Wind Technology innovation in the 27^oc and the provide volts used in the models. It is clear that upsizing transistor M1 and improving the Mirror rate improves the rate at cost of great disturbance resistance deterioration. Second ,at least one feedback drops to low level, one transmission path prevails, take up present flow is brought up and volts of node is reduced to non zero volts, which is similar to the checkpoint resource volts of the soaked transistor M1. This volt same as the strain to resource volts of M1 rely on size of M1 and its present. Helping the take up present improves the replicated present in transistor M2, thus volts of the powerful node is billed to Vdd, results in discharging the volts of the outcome node and switching off the main owner transistor Mk1.due to this argument between owner and reflection transistor are reduced. SFLD, CKD, HSD, LCR keeper, DFD are simulated to compare with the proposed CCD circuit in fig 4.

5. CONCLUSION

Leak current of the take down system improves considerably with the technological innovation climbing and decreasing provide volts especially for wide fan in gateways. Along with this results in low disturbance resistance and more power intake. In addition, increasing fan in not only improves wait, also improves argument between owner transistor and take down system. In this, new domino strategy called domino strategy which improves disturbance resistance and reduces argument and power dissipation. Current domino techniques are simulated with coach design in the Micro Wind technological innovation at a power source of 1V.Results of models reveals that the suggested routine displays less power dissipation for 8, 16, 32 and 64 information compared to SFLD.

REFERENCES

- [1] K. Roy, S. Mukhopadyay, H.Mahmoodi, Leak Resistant Techniques And Leak Decrease Methods In Strong Submicron CMOS Tour, Procedures Of The IEEE(2003).
- [2] A.Alvandpour,R.K.Krishnamurthy,K.Soumyanath,S. .BORkar,A Sub 130nm Depending Owner Strategy,IEEE Publication Of Strong Condition Circuits32(2002) 633-638.
- [3] H.Mahmoodi And K.Roy "Diode Footie Domino: A Leak Resistant Great Fan In Powerful Routine Style Design," IEEE Routine Syst.I, Reg Documents, Vol 51, No.3, pp.495-503, Mar 2004.
- [4] Y.Lih, N.Tzartzanis And W.W.Walker," A Leak Present Owner FOR Powerful Circuits"IEEE J.Solic Stte Tour Vol.42,Pg 48-55,Jan2007.
- [5] F.Haj Ali Asgari, M. Ahmadi, J.Wu, Low Power Great Efficiency Owner Strategy fOR Extensive Fan In Gateways, In Continuing Of Fifth WORldwide Symposium On Tour And Systems(ISCAS)(2007) 1625-1628.
- [6] F.MORadi, A.Peiravi, H.Mahmoodi, A New Leak Resistant FOR Great Fan In Gateways, In : Continuing Of WORldwide Meeting On Microelectronics, Tunisia, 2004, Pp. 493-496.
- [7] peiravi m. asyaei "robust low leakage managed keeper by current evaluation domino fOR wide fan in gates, integration"VLSI j,vol 45, no.1 pp 22-32,2012.
- [8] M.H.Anis, M.W.Allam, M.I.Almasry "power effective disturbance tolerant dynamic designs fOR CMOS and MTMOS technological innovation, IEEE transactionvery extensive incORpORation,(VLSI) program, vol.10,no.2,pp 71-78,2012.
- [9] A. Alvandpour, R. Krishnamurthy, K. Soumayanath, ands. BORkar, "A Low-Leakage Powerful Multiple PORted Sign-up Computer file in 0.13 μm CMOS," in procedures of wORldwide Symposium on Low Power Electronic devices and Style, 2001, pp. 68-71.
- [10] Mohamed Elgebaly and Manoj Sachdev, " A leak Resistant Power Effective Extensive Domino Routine Strategy" 2002 IEEE.
- [11] Farshad MORadi, Tuan VuCao, ElenaI. Vatajelu, Ali Peiravi, Hamid Mahmoodi, DagT.Wisland, "Domino reasoning styles fOR high-perfORmance and leakage-tolerant programs," INTEGRATION, the VLSI publication (2012).